verilog assignment delay